

## 800V N-Plance Enhancement Mode MOSFET

### Description

The 4N80 series are from the innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance

### General Features

VDS =800V, ID =4A

RDS(ON) <2.5Ω@ VGS=10V



### Application

100% UIS Test

Simple Drive Requirement

Fast Switching Characteristic

RoHS Compliant & Halogen-Free



### Absolute Maximum Ratings (Tc=25°C unless otherwise noted)







Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	800	V
VGS	Gate-Source Voltage	+30	V
Id@Tc=25°C	Drain Current, Vgs @ 10V <sup>3</sup>	4	A
IDM	Pulsed Drain Current <sup>1</sup>	16	A
Pd@Tc=25°C	Total Power Dissipation	32.9	W
Pd@Ta=25°C	Total Power Dissipation	1.92	W
EAS	Single Pulse Avalanche Energy <sup>4</sup>	8	mJ
TSTG	Storage Temperature Range	-55 to 150	°C
Tj	Operating Junction Temperature Range	-55 to 150	°C
Rthj-c	Maximum Thermal Resistance, Junction-case	3.8	°C/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient	65	°C/W







**800V N-Plance Enhancement Mode MOSFET**
**Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)**


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	800	-	-	V
$\text{RDS}(\text{ON})$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=2\text{A}$	-	-	2.5	$\Omega$
$\text{VGS}(\text{th})$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.5	-	4.5	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=20\text{V}, I_{\text{D}}=2\text{A}$	-	5.3	-	S
$\text{IDSS}$	Drain-Source Leakage Current	$V_{\text{DS}}=640\text{V}, V_{\text{GS}}=0\text{V}$	-	-	100	$\mu\text{A}$
$\text{IGSS}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 30\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 1$	$\mu\text{A}$
$Q_g$	Total Gate Charge	$I_{\text{D}}=4\text{A}$ $V_{\text{DS}}=640\text{V}$ $V_{\text{GS}}=10\text{V}$	-	27	43.2	nC
$Q_{\text{gs}}$	Gate-Source Charge		-	4	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge		-	15	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DD}}=400\text{V}$ $I_{\text{D}}=4\text{A}$ $R_{\text{G}}=25\Omega$ $V_{\text{GS}}=10\text{V}$	-	14	-	ns
$t_r$	Rise Time		-	30	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time		-	69	-	ns
$t_f$	Fall Time		-	34	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$ $V_{\text{DS}}=100\text{V}$ $f=1.0\text{MHz}$	-	680	1088	pF
$C_{\text{oss}}$	Output Capacitance		-	40	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		-	10	-	pF
$R_g$	Gate Resistance	$f=1.0\text{MHz}$	-	3.7	7.4	$\Omega$
$\text{VSD}$	Forward On Voltage <sup>2</sup>	$I_{\text{S}}=4\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.5	V
$\text{trr}$	Reverse Recovery Time	$I_{\text{S}}=4\text{A}, V_{\text{GS}}=0\text{V}$ $dI/dt=100\text{A}/\mu\text{s}$	-	430	-	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		-	1.9	-	$\mu\text{C}$

**Notes:**

- 1.Pulse width limited by max. junction temperature.
- 2.Pulse test
- 3.Ensure that the junction temperature does not exceed  $T_{\text{Jmax.}}$ .


**Fig 1. Typical Output Characteristics**

**Fig 2. Typical Output Characteristics**

**Fig 3. On-Resistance v.s. Gate Voltage**

**Fig 4. Normalized On-Resistance v.s. Junction Temperature**

**Fig 5. Forward Characteristic of Reverse Diode**

**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**

**800V N-Plance Enhancement Mode MOSFET**

**Fig 7. Gate Charge Characteristics**

**Fig 8. Typical Capacitance Characteristics**

**Fig 9. Maximum Safe Operating Area**

**Fig 10. Effective Transient Thermal Impedance**

**Fig 11. Total Power Dissipation**

**Fig 12. Normalized  $BV_{DS}$  v.s. Junction Temperature**

**800V N-Plance Enhancement Mode MOSFET**
**TO-220AB**

**TO-220F**
